hw1_sol

# hw1_sol - 1 1 2 1 2 1 1 1 | 2 1 RC C I R I Z CP CP I I C C...

This preview shows pages 1–4. Sign up to view the full content.

ECE264D HW1 SOLUTION: Q1. ANSWER: Jammer power to signal (100KHz signal BW): Linear Scale: IF Signal from Power IF Jammer from Power JSR @ _ _ @ _ _ Log Scale: ) _( ) log( 10 ) ( @ ) / ( _ @ Hz BW dB RF JSR Hz dBc Noise Phase IF JSR IF JSR @ =-120 Hz dBc / +65 dB +10log(100KHz) ) ( dB JSR =-5 dB Q2:ANSWER: Jammer power to signal (100KHz signal BW): Linear Scale: IF Signal from Power IF Jammer from Power JSR @ _ _ @ _ _ Log Scale: ) _( ) log( 10 ) ( @ ) / ( _ @ Hz BW dB RF JSR Hz dBc Noise Phase IF JSR ) _( ) log( 10 ) ( @ ) ( @ ) / ( _ Hz BW dB RF JSR dB IF JSR Hz dBc Noise Phase Hz KHz dB dB Hz dBc Noise Phase ) 100 log( 10 65 10 ) / ( _ Hz dBc Hz dBc Noise Phase / 125 ) / ( _ Q3:ANSWER: Jammer power to signal (100KHz signal BW): Linear Scale: IF Signal from Power IF Spur from Power IF PhaseNoise from Power IF JSR total @ _ _ @ _ _ @ _ _ @ dB IF JSR PhaseNoise 5 @ dB dBc Spur dB RF JSR IF JSR Spur 5 70 65 ) ( ) ( @ @ dB dB dB IF JSR total 2 3 5 @ (log scale)

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Q1 ANSWER: Open Loop Gain ( Loop Gain)= A s K sRC R I sC I K A VCO CP CP PFD ) 1 2 1 2 ( 2 2 1 1 N 1
From the equation, Poles: 1. 2 poles 1 P at DC, 2. 1 pole at 2 P 2 1 RC Zero: 2 1 1 2 1 2 1 2 1 1 2 1 1 1 1 C I C I R I C I I C C RC CP CP CP CP CP Z Q2 ANSWER:

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1 1 2 1 , 2 1 1 1 | 2 1 RC C I R I Z CP CP I I C C Z CP CP 2 2 1 2 1 1 1 RC RC C C p z We have the Bode Plot as right Q3 ANSWER: 2 1 1 2 2 1 1 2 1 1 1 1 C C I I R C I C I R I CP CP CP CP CP Z We could let 1 2 CP CP I I 10x larger than 1 ( when 1 CP I = 2 CP I , 1 2 CP CP I I =1), that is, 1 2 CP CP I I = 10 ) ) 1 ( 1 ( 1 2 2 2 1 1 2 1 2 1 1 RC s s C I C I R I s s C C R N I K K A CP CP CP CP PFD VCO If we want to ignore 2 C and without changing PLL loop transfer function/bandwidth, 10 1 ' 1 C C hence, 10 1 ' 1 CP CP I I could make sure the A is constant...
View Full Document

## This note was uploaded on 04/02/2011 for the course ECE 264 taught by Professor Song during the Spring '11 term at UCSB.

### Page1 / 4

hw1_sol - 1 1 2 1 2 1 1 1 | 2 1 RC C I R I Z CP CP I I C C...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online