Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 2278 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 12, DECEMBER 2004 All-Digital TX Frequency Synthesizer and Discrete-Time Receiver for Bluetooth Radio in 130-nm CMOS Robert Bogdan Staszewski , Member, IEEE , Khurram Muhammad, Dirk Leipold, Chih-Ming Hung , Member, IEEE , Yo-Chuol Ho, John L. Wallberg, Chan Fernando, Ken Maggio, Roman Staszewski , Member, IEEE , Tom Jung, Jinseok Koh, Soji John, Irene Yuanying Deng, Vivek Sarda, Oscar Moreira-Tamayo, Valerian Mayega, Ran Katz, Ofer Friedman , Member, IEEE , Oren Eytan Eliezer , Member, IEEE , Elida de-Obaldia, and Poras T. Balsara , Senior Member, IEEE Abstract We present a single-chip fully compliant Bluetooth radio fabricated in a digital 130-nm CMOS process. The trans- ceiver is architectured from the ground up to be compatible with digital deep-submicron CMOS processes and be readily integrated with a digital baseband and application processor. The conventional RF frequency synthesizer architecture, based on the voltage-controlled oscillator and the phase/frequency detector and charge-pump combination, has been replaced with a digitally controlled oscillator and a time-to-digital converter, respectively. The transmitter architecture takes advantage of the wideband frequency modulation capability of the all-digital phase-locked loop with built-in automatic compensation to ensure modulation accuracy. The receiver employs a discrete-time architecture in which the RF signal is directly sampled and processed using analog and digital signal processing techniques. The complete chip also integrates power management functions and a digital base- band processor. Application of the presented ideas has resulted in significant area and power savings while producing structures that are amenable to migration to more advanced deep-submicron processes, as they become available. The entire IC occupies 10 mm P and consumes 28 mA during transmit and 41 mA during receive at 1.5-V supply. Index Terms All digital, Bluetooth, direct sampling, discrete time, frequency modulation, frequency synthesizers, phase do- main, phase-locked loops, radio receivers, radio transmitters, sampled data circuits, single chip, system-on-chip (SoC), tran- ceivers. I. INTRODUCTION D ESIGN flow and circuit techniques of contemporary trans- ceivers for multigigahertz mobile RF wireless applications are typically quite analog intensive and utilize process technolo- gies that are incompatible with a digital baseband (DBB) and application processor (AP). Nowadays, the DBB and AP de- signs constantly migrate to the most advanced deep-submicron Manuscript received April 18, 2004; revised June 24, 2004. R. B. Staszewski, K. Muhammad, D. Leipold, C.-M. Hung, Y.-C. Ho, J....
View Full Document

This note was uploaded on 04/02/2011 for the course ECE 264 taught by Professor Song during the Spring '11 term at UCSB.

Page1 / 14


This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online