ECE265APaper17 - 1 A Capacitance-Compensation Technique for...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
1 A Capacitance-Compensation Technique for Improved Linearity in CMOS Class-AB Power Amplifiers Chengzhou Wang, Student Member, IEEE , Mani Vaidyanathan, Member, IEEE , and Lawrence E. Larson, Fellow, IEEE This work was supported by the UCSD Center for Wireless Communications, its member companies, and the State of Cali- fornia on a UC Discovery Grant. The authors are with the Center for Wireless Communications, Department of Electrical and Computer Engineering, Univer- sity of California, San Diego, La Jolla, CA 92093-0407. Tel. (858) 534-8987. Fax (858) 822-3425.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 Abstract A nonlinear, capacitance-compensation technique is developed to help improve the linearity of CMOS class- AB power amplifiers. The method involves placing a PMOS device alongside the NMOS device that works as the amplifying unit, such that the overall capacitance seen at the amplifier input is a constant, thus improving linearity. The technique is developed with the help of computer simulations and Volterra analysis. A prototype two-stage amplifier employing the scheme is fabricated using a 0 . 5 μ m CMOS process, and the measurements show that an improvement of approximately 8 dB in both two-tone intermodulation distortion (IM3) and adjacent-channel leakage power (ACP1) is obtained for a wide range of output power. The linearized power amplifier meets 3GPP- WCDMA ACP requirements at the designed output power of 24 dBm, with a power-added efficiency of 29 % and a gain of 23.9 dB. Keywords CMOS, radio-frequency (RF) circuits, class-AB power amplifiers, WCDMA, linearity, intermodulation distor- tion, adjacent-channel-power-ratio (ACPR), Volterra series. I. I NTRODUCTION Presently, there is widespread interest in pursuing a single-chip, handheld, wireless transceiver implemented in complementary, metal-oxide-semiconductor (CMOS) technology. A key com- ponent of such a system would be the power amplifier (PA), and several workers have recently described implementations of CMOS PAs. However, most of these designs, such as those de- scribed in [1]–[4], were intended for constant-envelope modulation schemes, and are hence intrinsically very nonlinear. For non-constant-envelope modulation schemes, nonlinearity can cause severe regrowth in the spectral sidebands and an increase in the transmitted error-vector magnitude. In such cases, stringent requirements are placed on amplifier linearity. At the same time, to prolong battery life, the power amplifier must also operate at reasonable levels of effi- ciency. To meet the simultaneous requirements of high linearity and reasonable efficiency, power amplifiers in non-constant-envelope systems are often operated in a class-AB mode; the linear- ity can be superior to that in class-B or higher operation and the efficiency is superior to that in class-A operation. Of particular importance is the nonlinearity of the class-AB amplifier; while
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 04/02/2011 for the course ECE 264 taught by Professor Song during the Spring '11 term at UCSB.

Page1 / 23

ECE265APaper17 - 1 A Capacitance-Compensation Technique for...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online