ee357_hw6_sol

ee357_hw6_sol - EE 357 Homework 6 Solutions Name:...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
EE 357 Homework 6 Solutions Name: __ Solutions ________________________________ Due: Score: ________ Note: Attach all work to receive full credit 1.) A certain memory controller connects a processor with a 32-bit address bus (A31-A0) and 64-bit data bus to a memory system consisting of 2 SIMM’s (ranks). Each SIMM has consists of (8) 64M x 8-bit chips (i.e. each addressable unit/column grouping is 4-bits). Each of these chips has 2 banks with 8K rows each. In the table below, show the address bit ranges that will be used for each portion. Do so by writing in An – Am where n and m are the most and least significant bit indexes for that range (e.g. A5-A2). Unused MSBs Rank Row Bank Column Unused (64-bit data bus) A31-A30 A29 A28-A16 A15 A14-A3 A2-A0 2 ranks = 1 address bit 8K = 2 13 = 13 address bits 2 banks = 1 address bit to select 64 M / (2 * 8K) = 4K = 12 address bits 64-bit = 8- byte data bus = 3 address bits 2.) A certain memory controller connects a processor with a 36-bit address bus (A35-A0) and 32-bit data bus to a memory system consisting of 4 SIMM’s (ranks). Each SIMM has consists of (8) 128M x 4-bit chips (i.e. each addressable unit/column grouping is 4-bits). Each of these chips has 4 banks with 1024 (1K) rows each. In the table below, show the address bit ranges that will be used for each portion. Do so by writing in An – Am where n and m are the most and least significant bit indexes for that range (e.g. A5-A2). Unused MSBs Rank Row Bank Column Unused (32-bit data bus) A35-A31 A30-A29 A28-A19 A18-A17 A16-A2 A1-A0 4 ranks = 2 address bits 1K = 2 10 = 10 address bits 4 banks = 2 address bits to select 128 M / (4 * 1K) = 32K = 15 address bits 32-bit = 4- byte data bus = 2 address bits
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
3.) A processor has a 32-bit memory address space (i.e. 32-bit addresses). The memory is broken into blocks of 16 bytes each (you need to convert to 4-byte words to calculate the word field bits). The computer also has a cache capable of storing 32K
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 4

ee357_hw6_sol - EE 357 Homework 6 Solutions Name:...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online