ee457_MT_fl07.fm11/2/07EE457 Midterm Exam for future practice - Fall 2007 Page - 1 / 13 CCopyright 2007 Gandhi PuvvadaFall 2007 EE457 Instructor: Gandhi PuvvadaMidterm Exam (20%)Date: 11/2/2007, FridayTime: 4:00 - 6:25PM SGM123/124Name:Total points: 224.5Perfect score: 200 / 224.5 1( 10 + 10 + 10 = 30 points) 20 min. Simple data path and control (difficult question, do it at the end): Shown below is a small part of a larger 28-state design. The single bit registers A, B are changed only in the three states shown below. Part of the datapath associated with the single bit registers A, B is also shown on the next page. The three 2-to-1 muxes upstream of each flip-flop help you to route the four different values to the input of the FF. Four different values or three different values? Well, do not forget to recirculating the current value back to itself in the rest of the states! A. Please complete datapath connections to the input of the muxes on the next pageB. Please complete the needed logic (output function logic) to drive the 6 select lines Assume one-hot state assignment for the statesC. Please complete the waveforms for A and B for Ain = 1 and Bin = 0 D. Please complete the waveforms for A and B for Ain = 0 and Bin = 1 10pts10ptsif A = 1, then flip A (i.e. A <= A);B <= A;QS12A <= B;B <= A;QS28A <= Ain,B <= Bin;QS1STARTSTARTRESETACKACK1Ain = 1Bin = 0Ain = 0Bin = 1
has intentionally blurred sections.
Sign up to view the full version.