datapath - PCAddrs2 PCAddrs1 32 PCAddrs3 (shfttgt)[27:0]...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: PCAddrs2 PCAddrs1 32 PCAddrs3 (shfttgt)[27:0] (PC + 4)[31:28] 4 + PC + 4 PC + 4 0 5 PC + 4 32 2to1 MUX 1 0 Brch_addr + ins[25:0] PCAddrs0 0 1 2 3 tgt 32 TGT <<2 Brch Ctrl <<2 BrchCon Load Parsing PC + 8 PC + 8 PC 32 + PC + 8 LdWord EN PC shftsext_imm 4 0 PrsWordL Iaddr Iin ins INS RS_addr RA RB 1 ainput uc al oflow ALU OFLO ALUR 32 OFLO RSreg A 32 IF Memory IMC RT_addr WB_addr 5 A 0 1 2 0x10 RS AFwd RT 32 2 Daddr 0 2to1 MUX 0 1 RW Register File W RTreg B 32 binput Dout Din MDATA 1 2 B 0 1 2 32 BFwd Data Memory WBContent WDATA WE DMC imm shamt PCnxtC RT_addr RD_addr SignExt sext_imm IMM/ SHAMT 32 ALURes ALUR 0 WB_addr 1 2 WBContentC DR BinputC aluc BrchC AinputC DR DR 0x1f sextC DRC WE DMC LDPC Control Unit Fwd Unit MEM/WB.DR IMC MEM/WB.WE EX MEM WB FWD EX/MEM.DR MEM WB EX/MEM.WE WB WBContent ...
View Full Document

Ask a homework question - tutors are online