final - Name 4 5 It is easy to write code in VHDL that is...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon
Name: _____________________________ 1 CS 4/55111 Final Exam VLSI Design Monday 8 May 2006 1. VHDL divides the description of a module into an Entity and an Architecture section. a. What is the purpose of each of these two sections? (10 points) a. Would it ever make sense to have multiple alternative Architecture sections for a single Entity section? Explain. (5 points)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Name: _____________________________ 2 2. What is a STD_LOGIC type? (10 points) 3. Are statements in VHDL concurrent (like in AHDL) or sequential (like in C or Java)? Explain. (10 points)
Background image of page 2
Name: _____________________________ 3 4. Consider the following two VHDL code fragments: PROCESS PROCESS (Reset, Clock) BEGIN BEGIN WAIT UNTIL (Clock’EVENT AND Clock=’1’); IF reset=’1’ THEN IF reset=’1’ THEN Q3 <= ‘0’; Q2 <= ‘0’; ELSEIF (Clock’EVENT AND Clock=’1’) THEN ELSE Q3 <= D; Q2 <= D; END IF; END IF; END PROCESS; END PROCESS; How do these two code fragments differ? Be specific. (15 points)
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 4
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 6
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Name: _____________________________ 4 5. It is easy to write code in VHDL that is syntactically correct, but that will not generate the expected hardware once it is compiled onto an FPGA. Explain, preferably with an example or two. (10 points) 6. Compare the relative sizes of the programming points in field-programmable logic device that use antifuse, EEPROM, and SRAM programming technologies. (10 points) Name: _____________________________ 5 7. How does the local interconnect and sharing of functionality between the macrocells inside an Altera MAX LAB compare to that between the LEs within an Altera FLEX LAB? (20 points) Name: _____________________________ 6 8. Consider the FLEX 8000 I/O element shown to the right. What functionality is provided by the multiplexor on the right side of the figure (shown shaded with a thick border)? Be specific. (10 points)....
View Full Document

This document was uploaded on 04/09/2011.

Page1 / 6

final - Name 4 5 It is easy to write code in VHDL that is...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online