L1_INTRO_2010

L1_INTRO_2010 - MAMASComputerArchitecture 234267 Lecturers:...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
Computer Architecture 2010 – Introduction 1 MAMAS – Computer Architecture MAMAS – Computer Architecture 234267 234267 Lecturers:  Lihu Rappoport Adi Yoaz Some of the slides were taken from Avi Mendelson, Randi Katz, Patterson, Gabriel Loh
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Computer Architecture 2010 – Introduction 2 General Course Information General Course Information Grade 20% Exercise (mandatory)  ףקת 80% Final exam No midterm exam  Textbooks Computer Architecture a Quantitative Approach: Other course information  Course web site:    http://webcourse.cs.technion.ac.il/234267 Foils will be on the web several days before the class
Background image of page 2
Computer Architecture 2010 – Introduction 3 Class Focus Class Focus CPU Introduction: performance, instruction set (RISC vs. CISC) Pipeline, hazards Branch prediction  Out-of-order execution Memory Hierarchy Cache Main memory Virtual Memory Advanced Topics PC Architecture Motherboard & chipset, DRAM, I/O, Disk, peripherals
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Computer Architecture 2010 – Introduction 4 Computer System Structure Computer System Structure CPU PCI North Bridge DDRII Channel 1 mouse LAN Lan Adap External Graphics Card Mem BUS CPU BUS Cache Sound Card speakers South Bridge PCI express ×16 IO Controller Hard Disk Parallel Port Serial Port Floppy Drive keybrd DDRII Channel 2 USB controller SATA controller PCI express ×1 Memory controller On-board Graphics DVD Drive
Background image of page 4
Computer Architecture 2010 – Introduction 5 Architecture The processor features seen by the “user” Instruction set, addressing modes, data width, … Micro-architecture The way of implementation of a processor  Caches size and structure, number of execution units, … Timing is considered uArch (though it is user visible) Processors with different uArch can support the  same Architecture
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Computer Architecture 2010 – Introduction 6 Compatibility Compatibility Backward compatibility New hardware can run existing software Core2 Duo  can run SW written for Pentium 4, Pentium M,  Pentium  III, Pentium  II, Pentium , 486, 386, 268  Forward compatibility New software can run on existing hardware Example: new software written with SSE2TM runs on older  processor which does not support SSE2TM Commonly supports one or two generations behind Architecture independent SW JIT – just in time compiler: Java and .NET Binary translation
Background image of page 6
Computer Architecture 2010 – Introduction 7 Performance Performance
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Computer Architecture 2010 – Introduction 8 Technology Trends and Performance Technology Trends and Performance Computing capacity: 4× per 3 years  If we could keep all the transistors busy all the time
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 27

L1_INTRO_2010 - MAMASComputerArchitecture 234267 Lecturers:...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online