20111ee115C_1_hw4_hw5

# 20111ee115C_1_hw4_hw5 - EE 115C Winter 2011 HW#4_5(due...

This preview shows pages 1–2. Sign up to view the full content.

EE 115C, Winter 2011, HW #4_5 (due 3/1/2011) Problem 1: Pass Transistor Logic (12 points) Consider Figure 1. What are the steady state voltages (on the capacitors) for each of the follow- ing cases? Use V Tn = 0.3 and V Tp = –0.3, and ignore leakage currents. The initial voltages on the capacitors are shown. Problem 2: Pass Transistor Logic (8 + 4 + 6 = 18 points) Figure 3 is a logic gate implemented in the pass transistor logic style, with inputs, A and B, and output, Y. (a) What logic function does the gate realize? Please assume that R on (PMOS) >> R on (NMOS). (b) If the PMOS were removed, would the circuit still function correctly? (c) What purpose does the pMOS transistor serve? Problem 3: (Dynamic Logic) Please refer to a type of dynamic logic circuit shown in Figure 3(a). The signal CLK is a periodic square wave of time period T. a) Does the circuit evaluate during CLK = 1 or during CLK = 0? Explain. b)

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

### Page1 / 2

20111ee115C_1_hw4_hw5 - EE 115C Winter 2011 HW#4_5(due...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online