270L10Notes

# 270L10Notes - E ECS 270 Fall 2009 Page 1 of Class status...

This preview shows pages 1–5. Sign up to view the full content.

EECS 270, Fall 2009, Lecture 10 Page 1 of 17 Class status Homework 4 due at 2pm today First Midterm on Wednesday night Inlab 3 (Renee) and prelab 4 are due at the start of lab this week. Lab 4 is a simple state machine in Verilog. Today we will A) review FSMs B) briefly discuss some stuff from 3.5 C) Discuss Verilog for sequential circuits, and D) (time allowing) do some more FSM designs. I. The last two lectures have gone over FSMs: analyzing a circuit, designing an FSM, and converting that FSM to a circuit. Let us quickly review that material. I’m going to use the exact same examples as were already used in class for the first part… Circuit analysis Q 1 Q 0 E N D 1 D 0 0 0 0 0 0 0 0 1 0 1 0 1 0 0 1 0 1 1 1 0 1 0 0 1 0 1 1 1 0 1 1 1

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
EECS 270, Fall 2009, Lecture 10 Page 2 of 17 Step 1: Write the excitation equations . That is, determine the value of the inputs to the flip-flops. Let’s go ahead and convert to SoP form. o D 0 = _______________________________ o D 1 =_ EN*(Q 0 Q 1 ) + ! EN Q 1 ______ Step 2: Write the transition equations. That is, determine what the outputs of the flip- flops will be after the rising edge of the clock. For D flip-flops this is trivial. Step 3: Write the output equations . That is, determine what the value of the output (just QTR in this case) is. o QTR=______________________________
EECS 270, Fall 2009, Lecture 10 Page 3 of 17 Step 4: Create the transition/output table . Curre nt State Input Outp ut QTR Q 1 Q 0 EN =0 EN =1 0 0 00 01 0 0 1 01 10 0 1 0 1 1 Q 1 + Q 0 + Step 5 and 6: Assign state labels and create state/output table. Curre nt Input Outp ut EN= 0 EN= 1 State QTR A A B 0 B B C 0 C D Next State

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
EECS 270, Fall 2009, Lecture 10 Page 4 of 17 Step 7: Draw the State Transition Diagram . Notice this whole process is very mechanical. We can, and do, get the computer to do this for us. That said, it’s important to understand what the computer is doing. We work small problems, let the computer work the large ones. FSM Design—The Design Part
This is the end of the preview. Sign up to access the rest of the document.

## This note was uploaded on 04/18/2011 for the course EECS 270 taught by Professor David during the Spring '11 term at Michigan State University.

### Page1 / 17

270L10Notes - E ECS 270 Fall 2009 Page 1 of Class status...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online