EE 347 homework 2 (Winter 2011)

# EE 347 homework 2 (Winter 2011) - EE 347 Computer Logic...

This preview shows pages 1–2. Sign up to view the full content.

EE 347 – Computer Logic Design Homework #3 Due Monday, February 14 th at the beginning of class Note: the designs for this homework assignment are all paper designs, i.e., no Verilog. 1. Design a full adder using logic gates. You can either do sum of minterms or optimize your design using Karnaugh Maps. 2. Design a 3-bit ALU that can perform the following operations: add, subtract, xor, and sge (set greater than or equal which is the inverse of slt). a. Draw the operation table. List the operation bits (op) on the left side and the operation on the right side. b. Design a 1-bit ALU that can be used for bit 0 and bit 1 of your ALU. c. Design a 1-bit ALU that can be used for the most significant bit (bit 2) of your ALU. This ALU should have the same hardware as the one from step b but also provide the set output for sge and compute overflow . d. Show the design of the 3-bit ALU connecting two of the ALUs from step b and one ALU from step c together. Add the necessary hardware to compute a zero output (zero = 1 when the result is zero (000)). e.

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

## This document was uploaded on 04/24/2011.

### Page1 / 2

EE 347 homework 2 (Winter 2011) - EE 347 Computer Logic...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online