EE 347 Midterm Solution (Winter 2011)

EE 347 Midterm Solution (Winter 2011) - 1. EE 34? —...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 4
Background image of page 5
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1. EE 34? — Computer Logic Design Prof. we rter-Pe re: Midterm Exam February 15, 2011 Q.le 01/1. The exam is closed notes and closed book. No calculators allowed; Carefully label your logic diagrams. Good lucki Name: —_.—_—_ Design 120 points] at Design a 2-bit Z-to-l mun. i. Design a 2-to-1 mumr using logic gates. ii. Design a Eabit 2-to-1 mlfising 2-to-1 muxes. I Show the logic pliagram. [5 points] [? points] _' S at Ck. b 353% L_J__l bi Design a 3-bit parallel Ioa'd register with load signal and a negative edge tsiggered clock. Make sure yr Iur design does not introduce clock skew. '_ 1. Show the block diagram ofthe register. ii.” Show the logic: diagrar' Lising D Flip Flops and anti m‘ Carefully label the block diagram including other necessary! logic 5 JCl'I as gates, mun-(es; aridfor all inputs and outputs. [2 points} decoders. Only:r use wliisneeded. [6 points] _ | Until—a . odd-r Ovdz I 2. Register Files [25 points} Design a tie—entry register file with 32-bit registers with two read ports and one write port. Assume that regi ter zero is always 0. a. Show the block diagram of the register file. Carefuin label input and output [single wires are by default 1 bit}. and indicate the number of bits per line fore.- ch [? points] {00) gt; q = (0 Elena. gr .Lflgmwlh J. 572-: cg bit-2J1?» (i) Lane :55 (def (t) flfirjvuflx'fi U) C m. (Ii/7..) to L [Em-3:911 Label Y: 3 :2; M“. 90313-3 (1:) be. r—J- e f'llf’l' (Q (9 2;; (a b. How mam,r Flip Flops are needed to build the register file? [3 points] 3': . , f. f (023; resflél bitilrfitl‘) ; 30W I {Lb # I s . auctan {83 0 CU; lo I (‘7 e, What size decoder is needed? [3 points] (Q «J; 0 ' {9‘1 d. What is the purpose of the decoder in the register file design? [3 points] . . - LAN W E‘ H? thr—Mmi VICI‘IAICLH (ebxéfl E t' 4:.) 16m? ( 1‘ ) {c} Eegwri‘tc, i5:- rJL L e. How many multiplexers{muxesl are needed {not bundledlarrayed]? [3 points] J J t .— . ‘ f‘ I 32. X :5? (i that bit) x #213; [email protected]; ] f. What is the size of each mux? ‘ oints] dt—m—i g. What is the purpose of the multiplexers in the register file design? [3 point ;] ITD 51389 WC Oifi’UH/K ICWQW". m (Enabler, b-einfi rec-J . 3. ALU [25 points] Design a 2-bit ALU with the following operations: AND, NOR, SLTJ ADD, and SUB. In addition to the 2—bit FBSL t, the ALU should have the following outputs: 2 (zero), Cout [carry out}, and V love 'flow]. a. Show the control table forthe ALU14 points]. Opt 0? 'i opD b. Show the design of the lsh {least significant bit) ALU. [6 points] C'nri E0?” Olga % t2. Showthe design ofthe msb {mostsignificant bit] ALU. Make sure to include the logic for overflow detection. [5 points] i {391, 05mg Ii ConnectthelsbALU and the mat: ALU. Makesure to includeihelogiofor ZE'IO detection. [6 points] -- o 2 a cow e. Show the block diagram of the 2-bit ALU. Make sure to label all inputs and uUtletS and clearly indicate he bits per line (single wires are by default 1 bit]. [a points] 4. Memory [15 points] a. which ofthe following are Volatile (circle all that apply]? [3 points] i. EEPROM DRAM iii. FLASH wt HARD DISK SRAM (3 b. TruelFalse. SRAM is faster to access than DRAM. [3 points] T... Wu 3 c. which type of memory is typically used for main memory in computer systems? [3 points} mm (er 59ml _._-—H d. (Truediéalse. ROM is often used to store programs in embedded systems. [3 points] e. How many mempr chips are needed to build a 128Mx64 memory using 32LI><32 memory chips? {3 ppin s] l L :_ $3? bombs. 6'6 Zcfr'I-IPJ) gimnj’z; 5. Short Answer [15 points] Tru®6iuen a parallel load register with a load signal and a pasiliue-e:ige triggered clack, new inp t E. into the register on every positive edge ofthe clock. Briefly explain your answer. [I data will be loaded points] Delia will 0M LI) 1343 lgafiud [3,4 Pesfl-qu erficzg 0% l-W Clem; {E m_ la}ch scarred} i1. is. Elriefll,r explain why latches are not used to build registers. [3 points} mini/Len l-f/cm_ {is pagellmdc .{ 'Lalghes are rial» chfl _ H J 't'i‘: l/kflld Uflr'l‘cuglc dcilm‘ “MR/(l5 Same «(gutters are au.&.opll§lhk3flmgyvg_ Ts lie tidbit/lb For a 4-bit ALU, determine the values for overflow and Cout {carry out} when the following numbers an added; [4 points] [3. 321010 b=1110 (“13 1111:516- CW} 3 l t l' “'3 ®V'firllaw:D l: — to f -2_ : ~E/wwltl/x 7L— _ - "1 cued-1;: - 0C) ifs an ram -_ "lilo (“prefaced 0‘” CT m®Co~flL 0'5 4517 :— l1} d.alse. We need at least 8 test cases to test a 4-to—1 mux lnot bundled arrayed). Briefly explain 3 )ur answer. {4 points] need Jrfi bi G’Qflfl 1“) 7‘19” W No.9 5;? l Jr’lmrde lime Mews Car 3 ate-bx (Bl, We, Ll dell-nee 1 m9 btls r ...
View Full Document

This document was uploaded on 04/24/2011.

Page1 / 5

EE 347 Midterm Solution (Winter 2011) - 1. EE 34? —...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online