SP04-exam2-sol

# SP04-exam2-sol - UNIVERSITY OF CALIFORNIADAVIS DEPARTMENT...

This preview shows pages 1–3. Sign up to view the full content.

UC Davis 1 Hussain Al-Asaad U NIVERSITY OF C ALIFORNIA —D AVIS D EPARTMENT OF E LECTRICAL & C OMPUTER E NGINEERING EEC180A—D IGITAL S YSTEMS I S PRING 2004 M IDTERM II S TUDENT I NFORMATION I NSTRUCTIONS The exam is closed book and notes. A single double-sided cheat sheet is allowed. Print your name and your ID number. Circle your lab section number(s). There are five problems in the exam. Solve all of them and show your work. If you need more space for your solution, use the back of the sheets. E XAM G RADE Name ID Number Lab Section Registered A01 (M 7-11pm) A02 (T 7-11pm) A03 (W 7-11pm) A04 (R 7-11pm) Attending A01 (M 7-11pm) A02 (T 7-11pm) A03 (W 7-11pm) A04 (R 7-11pm) Problem Maximum Points Student Score 12 0 2 0 22 0 2 0 32 0 2 0 42 0 2 0 52 0 2 0 Total 100 100

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
UC Davis 2 Hussain Al-Asaad 1. A RITHMETIC C IRCUITS (13 + 7 = 20 POINTS ) 1.1 Design a gate-level circuit C that computes the function Y = 9 – X 2 , where the input X is a 3- bit two’s complement number represented by X 2 X 1 X 0 and the output Y is a 5-bit two’s complement number represented by Y 4 Y 3 Y 2 Y 1 Y 0 . Minimize the number of gates in your design. Assume that the input combination X 2 X 1 X 0 = 100 will never appear at the inputs of C . Moreover, you can assume that the literals and their complements are available.
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

### Page1 / 5

SP04-exam2-sol - UNIVERSITY OF CALIFORNIADAVIS DEPARTMENT...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online