lecture21 - load D Q C S S 1 I I 1 I 2 I 3 Y 4x1 Mux b...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
CMPT 150 Registers Page 1 Registers b A register stores a multi-bit data word b Essentially it is a group of flip- flops b One flip-flop for each bit D Q C D Q C b On each clock rising/falling edge, value of I is captured and available as A b Problem: D Q C D Q C CMPT 150 Registers Page 2 Parallel-load Register b D flip-flop makes it tricky b Value is gone on next clock pulse olution: Add a load D Q C D Q S I 0 I 1 Y 2x1 Mux S Y b Solution: Add a load input b If load is 0, A does not change b b If load is 1, A = I b C D Q C D Q C I 0 I 1 2x1 Mux S I 0 I 1 Y 2x1 Mux S I 0 I 1 Y 2x1 Mux CMPT 150 Registers Page 3 Shift Registers b A shift register is a register that can shift its value either left or right b E.g. b Some uses for shift registers: b Serialize data for transmission b Multiply or divide an integer by two b Simple unidirectional shift register: D Q C D Q C D Q C D Q C CMPT 150 Registers Page 4 Bidirectional Shift Register b A more useful shift register is a bidirectional shift register with parallel
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: load D Q C S S 1 I I 1 I 2 I 3 Y 4x1 Mux b Two-bit mode input: b 00 – no change b 01 – shift left b 10 – shift right b 11 – parallel load D Q C S S 1 I I 1 I 2 I 3 Y 4x1 Mux D Q C S S 1 I I 1 I 2 I 3 Y 4x1 Mux CMPT 150 Registers Page 5 Binary n-bit Counters b An n-bit binary counter has n FF’s that cycle through the sequence (for example): b Notice: b b L = b U = CMPT 150 Registers Page 6 One-bit Counter State Diagram: Excitation Table Curr Next State input State output L D U FF input D D i 0 0 1 1 1 1 CMPT 150 Registers Page 7 One-bit Counter D Q C b Logic diagram: b Using the 1-bit counter we’ve designed we can build a 3-bit counter as follows: L A U C 1-bit count L A U C 1-bit count L A U C 1-bit count...
View Full Document

This note was uploaded on 04/27/2011 for the course CMPT 150 taught by Professor Dr.anthonydixon during the Spring '08 term at Simon Fraser.

Page1 / 2

lecture21 - load D Q C S S 1 I I 1 I 2 I 3 Y 4x1 Mux b...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online