This preview shows page 1. Sign up to view the full content.
Unformatted text preview: it is driving 5 similar inverters, and the load capacitance is only due to the gate capacitances, where C ox =15fF/ μ m 2 . Assume that the clock signal has 50% duty cycle. (c) Simulate this circuit in Spice and find V OH , V OL , V IL , V IH , and the maximum operation speed. Compare the simulation results with the calculated values in part (a) and (b) Q.2. Implement the following logic function in CMOS....
View
Full
Document
This note was uploaded on 05/04/2011 for the course ELECTRONIC 312 taught by Professor Umutsezen during the Spring '11 term at Hacettepe Üniversitesi.
 Spring '11
 UmutSezen

Click to edit the document details