04450481 - Exploring the Processor and ISA Design for...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Exploring the Processor and ISA Design for Wireless Sensor Network Applications Shashidhar Mysore, Banit Agrawal, Frederic T. Chong, and Timothy Sherwood Department of Computer Science University of California, Santa Barbara { shashimc, banit, chong, sherwood } @cs.ucsb.edu Abstract Power consumption, physical size, and architecture de- sign of sensor node processors have been the focus of sen- sor network research in the architecture community. What lies at the foundation for these research is the hardware- level design which determines the boundaries for achievable utility and performance. Architecture design and evaluation, however, cannot be accomplished independent of the appli- cations and software that run on these sensor nodes. On one hand, some researchers have proposed architectures that can cater to a variety of application classes while trading off on some performance improvements. On the other hand, a set of application-specific architectures have been proposed which perform certain operations extremely well but are not versa- tile enough to run a variety of applications. This paper provides a design space exploration and op- timizations platform to characterize the processor and ISA design tailored for a particular application or a class of ap- plications. We collect a wide variety of sensor network ap- plications to create a comprehensive benchmark suite called the WiSeNBench. We then present a careful profiling of these benchmark applications using an ARM simulator to identify some of the key characteristic behaviors. This also opens up avenue for a possible re-look at the classes of applications that could be supported on next-generation sensor networks and efficient architectural designs to enable these applica- tions. 1 Introduction Sensor network applications include environmental mon- itoring, structural sensing, battlefield communication, traf- fic, health, security monitoring, and other automation tech- niques. Consequently, sensor network research involves ar- chitecture, application optimization, communication proto- col design, and developing efficient communication hard- ware. Small form factor, low-power budget, low-resource availability, and real-time requirements are some of the char- acterizing factors of sensor nodes. Each of the above is an additional constraint imposed on the designers of such net- works. Given these various sites of improvement, in this paper we focus on sensor network applications, their char- acteristics, and explore ways in which they can influence the design of the underlying architecture. Knowledge of the underlying hardware aids in efficient software development. A top-down approach towards soft- ware development may be well suited in scenarios where the processor architecture is already well defined and scope for optimization, if any, is just on the software front. With sen- sor applications and sensor network research, however, the scenario is quite different. Sensor applications require a spe-scenario is quite different....
View Full Document

This note was uploaded on 05/12/2011 for the course COMP it-441 taught by Professor Mohitdua during the Spring '11 term at National Institute of Technology, Calicut.

Page1 / 6

04450481 - Exploring the Processor and ISA Design for...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online