73_pdfsam_VLSI TEST PRINCIPLES & ARCHITECTURES

73_pdfsam_VLSI TEST PRINCIPLES & ARCHITECTURES - 42...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 42 VLSI Test Principles and Architectures TABLE 2.1 SCOAP Combinational Controllability Calculation Rules 0-Controllability (Primary Input, Output, Branch) 1-Controllability (Primary Input, Output, Branch) Primary Input 1 1 AND min {input 0-controllabilities} + 1 ∑ (input 1-controllabilities} + 1 OR ∑ (input 0-controllabilities) + 1 min {input 1-controllabilities} + 1 NOT Input 1-controllability + 1 Input 0-controllability + 1 NAND ∑ (input 1-controllabilities) + 1 min {input 0-controllabilities} + 1 NOR min {input 1-controllabilities} + 1 ∑ (input 0-controllabilities) + 1 BUFFER Input 0-controllability + 1 Input 1-controllability + 1 XOR min {CC1( a ) + CC1( b ), CC0( a ) + CC0( b )} + 1 min CC1 a + CC0 b CC0 a + CC1 b + 1 XNOR min {CC1( a ) + CC0( b ), CC0( a ) + CC1( b )} + 1 min CC1 a + CC1 b CC0 a + CC0 b + 1 Branch Stem 0-controllability Stem 1-controllability Note : a and b are inputs of an XOR or XNOR gate....
View Full Document

Ask a homework question - tutors are online