105_pdfsam_VLSI TEST PRINCIPLES & ARCHITECTURES

105_pdfsam_VLSI TEST PRINCIPLES & ARCHITECTURES -...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
74 VLSI Test Principles and Architectures faults in the clock gating logic, causing fault coverage loss. If SE is used, CEN will be held at 1 only during the shift operation but will be released during the capture operation; hence, higher fault coverage can be achieved but at the expense of increased test generation complexity. 2.6.4 Derived Clocks A derived clock is a clock signal generated internally from a storage element or a clock generator, such as phase-locked loop (PLL), frequency divider, or pulse generator. Because derived clocks are not directly controllable from primary inputs, in order to test the logic driven by these derived clocks, these clock signals must be bypassed during the entire test operation. An example is illustrated in Figure 2.24a, where the derived clock ICK drives the flip-flops DFF 1 and DFF 2 . In Figure 2.24b, a multiplexer selects CK , which is a clock directly controllable from a primary input, to drive DFF 1 and DFF 2 during the entire test operation when
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 05/16/2011 for the course ENGINEERIN mp108 taught by Professor Elbarki during the Spring '08 term at Alexandria University.

Ask a homework question - tutors are online