130_pdfsam_VLSI TEST PRINCIPLES & ARCHITECTURES

130_pdfsam_VLSI - Design for Testability 99 Acknowledgments The authors wish to thank Prof Xinghao Chen of The City College and Graduate Center of

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
Design for Testability 99 Acknowledgments The authors wish to thank Prof. Xinghao Chen of The City College and Graduate Center of The City University of New York for contributing the Testability Analysis section, and Shianling Wu of SynTest Technologies for contributing a portion of the RTL Design for Testability section, as well as Dwayne Burek of Magma Design Automation, Dr. Augusli Kifli of Faraday Technology, Thomas Wilderotter of Synopsys, and Xiangfeng Li and Fangfang Li of SynTest Technologies for reviewing the text and providing valuable comments. References R2.0—Books [Abramovici 1994] M. Abramovici, M. A. Breuer, and A. D. Friedman, Digital Systems Testing and Testable Design , IEEE Press, Piscataway, NJ, 1994. [Bushnell 2000] M. L. Bushnell and V. D. Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits , Springer Science, New York, 2000. [Crouch 1999] A. Crouch,
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 05/16/2011 for the course ENGINEERIN mp108 taught by Professor Elbarki during the Spring '08 term at Alexandria University.

Ask a homework question - tutors are online