This preview shows page 1. Sign up to view the full content.
Unformatted text preview: uncertainty; however, the signal of interest is still 1 or 0.) In addition to 1 or 0, tristate gates have a third, high-impedance state, denoted by logic symbol Z . Tristate gates permit several gates to time-share a common wire, called a bus . A signal is in the Z state if it is connected to neither V dd nor ground. Figure 3.6 depicts a typical bus application. In this example, three bus drivers ( G 1 , G 2 , and G 3 ) drive the bus wire y . Each driver G i is controlled by an enable signal e i , and its output o i is determined as follows: o i = ± x i if e i = 1 Z if e i = pull-up or down DFF e 1 G 1 G 2 G 3 e 2 x 1 o 1 o 2 o 3 x 2 x 3 e 3 y Resolution Function ± FIGURE 3.6 Tristate circuits....
View Full Document
This note was uploaded on 05/16/2011 for the course ENGINEERIN mp108 taught by Professor Elbarki during the Spring '08 term at Alexandria University.
- Spring '08