182_pdfsam_VLSI TEST PRINCIPLES & ARCHITECTURES

182_pdfsam_VLSI TEST PRINCIPLES & ARCHITECTURES -...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
Logic and Fault Simulation 151 Distributed fault simulation divides the entire fault simulation into smaller tasks, each of which is performed independently on a separate processor. 3.4.8 Alternatives to Fault Simulation Because fault simulation is very time consuming and difficult for large circuits, alternatives to avoid “true” fault simulation have been developed. These alternatives require only one fault-free simulation or very few fault simulations, so the run time is significantly reduced. The alternatives give approximate fault coverage numbers. It should be noted that these alternatives are probably acceptable if the purpose of fault simulation is to estimate the quality of test patterns ( i±e± , fault grading). These alternatives are probably not acceptable when it comes to diagnosis. This is because diagnosis requires exact information about which patterns detect which faults. (Please see Chapter 7 for more detailed information about diagnostic fault simulation.) 3.4.8.1 Toggle Coverage
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 05/16/2011 for the course ENGINEERIN mp108 taught by Professor Elbarki during the Spring '08 term at Alexandria University.

Ask a homework question - tutors are online