Unformatted text preview: Consider an iterative logic array (ILA) expansion of a sequential circuit, where the initial pseudo primary inputs are fully controllable. Show that the states reachable in successive time frames of the ILA shrink monotonically. 4.27 (SimulationBased ATPG) Design a simple geneticalgorithm based ATPG for combinational circuits. Design the fitness to be the number of faults detected. Adjust the GA parameters to observe the effectiveness of the test generator....
View
Full Document
 Spring '08
 elbarki
 Natural number, Finite set, sequential circuit

Click to edit the document details