VLSI Test Principles and Architectures
[Guo 1999] R. Guo, S. M. Reddy, and I. Pomeranz, Proptest: a property based test pattern
generator for sequential circuits using test compaction, in
Proc. Design Automation Conf.
June 1999, pp. 653–659.
[Hsiao 1996a] M. S. Hsiao, E. M. Rudnick, and J. H. Patel, Automatic test generation using
genetically engineered distinguishing sequences, in
Proc. IEEE VLSI Test Symp.
1996, pp. 216–223.
[Hsiao 1997] M. S. Hsiao, E. M. Rudnick, and J. H. Patel, Sequential circuit test generation
using dynamic state traversal, in
Proc. European Design and Test Conf.
, February 1997,
[Hsiao 1998] M. S. Hsiao, E. M. Rudnick, and J. H. Patel, Application of genetically engi-
neered finite-state-machine sequences to sequential circuit ATPG,
IEEE Trans. Comput.-
, 17(3), 239–254, 1998.
[Hsiao 2000] M. S. Hsiao, E. M. Rudnick, and J. H. Patel, Dynamic state traversal for
sequential circuit test generation,
ACM Trans. Des. Automat. Electron. Sys.