PS5 - EE762-WI 2011 Theory and Design of Digital Computer,...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
EE762-WI 2011 Theory and Design of Digital Computer, II Project Assignment #5 DUE: Friday, February 4 th In this assignment you will be writing yet another alternative architecture for the 8 bit ALU. You will be using the same ENTITY for the 8 bit ALU that you used in steps 3 and 4. The shell of the file with the testbench (same testbench as step 4) is in file pr_step5.vhdl. There are also ps5_list.do and ps5_wave.do files. 1) The first step is to write VHDL code for three procedures The first is to perform binary addition, binadd . This procedure could be set up to only add words of 8 bits, but can also be set up to add words of any length. Write the code to add words of any length (in VHDL terms – unconstrained) with the inputs and output having index 0 as the LSB and rightmost bit (i.e., the inputs/output will use the down-to range). The inputs are of the same length and the high value can be known by INA’HIGH. Also remember that you need a carry out. The second procedure to write is a procedure to compute the two’s complement of a number,
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 05/19/2011 for the course ECE 762 taught by Professor Degroat during the Winter '11 term at Ohio State.

Page1 / 2

PS5 - EE762-WI 2011 Theory and Design of Digital Computer,...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online