EE312_HW7 - transition times. Make appropriate assumptions...

Info iconThis preview shows page 1. Sign up to view the full content.

View Full Document Right Arrow Icon
EE 312-DIGITAL ELECTRONICS SPRING 2010/2011 TAKE-HOME EXAM # 7: CMOS INVERTER Delivered on: 20 April 2011 Due (in class): 4 May 2011 Q1. For the CMOS inverter in the figure, a) Determine the critical voltages V OH , V OL , V IL , V IH , and V M . Sketch the voltage transfer characteristics. Q2. For the CMOS inverter in the figure, a) Calculate the output low-to-high and high-to-low
Background image of page 1
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: transition times. Make appropriate assumptions in your calculations. b) If R L =20 kΩ is used to replace the capacitive load C L , what will be the static power dissipation? V T,N = ׀ V T,P ׀ =1 (W/L) N =2(W/L) P =5 k' N = k' P = 20 μA/V 2 V DD =5 V V T,N = ׀ V T,P ׀ =1 (W/L) N =2(W/L) P =5 k' N = k' P = 20 μA/V 2 V DD =5 V C L =5 pF...
View Full Document

This note was uploaded on 05/24/2011 for the course EE 312 taught by Professor Umutsezen during the Spring '11 term at Hacettepe Üniversitesi.

Ask a homework question - tutors are online