mos_gates-4sp - D-MOSFET Loaded NMOS Inverter NMOS Gates...

Info iconThis preview shows pages 1–15. Sign up to view the full content.

View Full Document Right Arrow Icon
1 MOS Logic MOS Logic •N M O S g a t e s – Fabrication – Modes of operation
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 IV Characteristics NMOS modes of operation (a) Cutoff mode (b) Linear mode (c) Saturation mode (d) body-bias effect on threshold voltage General NMOS Inverter Graphical analysis when load is a resistor
Background image of page 2
3 Load capacitance Power dissipation P DD = V DD (I DD(OH) + I DD(OL) ) / 2 V DD I DD(OL) / 2 (a) Static power dissipation (b) Transient power dissipation P D = C L ƒ V 2 DD ƒ : frequency at which the gate is switched P TOTAL = P DD + P D Resistor Loaded NMOS Resistor Loaded NMOS Inverter
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Propagation Delay Fall time E-MOSFET Loaded NMOS E-MOSFET Loaded NMOS Inverter
Background image of page 4
5 D-MOSFET Loaded NMOS
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 6
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 8
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 10
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 12
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 14
Background image of page 15
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: D-MOSFET Loaded NMOS Inverter NMOS Gates Symbol Shorthands 6 NOR Gate NOR Gates NAND Gate ⎟ ⎟ ⎠ ⎞ ⎜ ⎜ ⎝ ⎛ + = B A O O L L W k ) Inverter ( V ) NAND ( V OL OL > OR Gates 7 AND Gates Example AOI (AND-OR-INVERT) Gates Examples 8 XOR/XNOR Gates Hysteresis Schmitt Trigger Transmission Gate 9 Transmission Gate Array CMOS Logic CMOS Inverter CMOS Inverter 10 Symmetric CMOS Inverter Capacitance Effect on Transition - 1 Capacitance Effect on Transition - 2 Electrostatic Discharge (ESD) Protection 11 CMOS Gates Symbol Shorthands CMOS NAND Gate CMOS NAND Gates 12 CMOS NOR Gate CMOS NOR Gates CMOS AND/NAND Gate CMOS OR/NOR Gate 13 CMOS AOI Gates CMOS AOI Gates CMOS AND-OR Gate CMOS OAI Gates 14 CMOS AOI Gates Example Example 15 XOR Gate...
View Full Document

This note was uploaded on 05/25/2011 for the course ELECTRONIC 312 taught by Professor Umutsezen during the Spring '11 term at Hacettepe Üniversitesi.

Page1 / 15

mos_gates-4sp - D-MOSFET Loaded NMOS Inverter NMOS Gates...

This preview shows document pages 1 - 15. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online