Ch06POCA - 6-1 Chapter 6: Datapath and Control Principles...

Info iconThis preview shows pages 1–8. Sign up to view the full content.

View Full Document Right Arrow Icon
Chapter 6: Datapath and Control 6-1 Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring Principles of Computer Architecture Miles Murdocca and Vincent Heuring Chapter 6: Datapath and Control
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Chapter 6: Datapath and Control 6-2 Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring Chapter Contents 6.1 Basics of the Microarchitecture 6.2 A Microarchitecture for the ARC 6.3 Hardwired Control 6.4 Case Study: The VHDL Hardware Description Language
Background image of page 2
Chapter 6: Datapath and Control 6-3 Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring The Fetch-Execute Cycle • The steps that the control unit carries out in executing a program are: (1) Fetch the next instruction to be executed from memory. (2) Decode the opcode. (3) Read operand(s) from main memory, if any. (4) Execute the instruction and store results. (5) Go to step 1.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Chapter 6: Datapath and Control 6-4 Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring High Level View of Microarchitecture Control Unit Control Section Registers ALU Datapath (Data Section) SYSTEM BUS • The microarchitecture consists of the control unit and the pro- grammer-visible registers, functional units such as the ALU, and any additional registers that may be required by the con- trol unit.
Background image of page 4
Chapter 6: Datapath and Control 6-5 Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring ARC Instruction Subset ld Load a register from memory Mnemonic Meaning st sethi andcc addcc call jmpl be orcc orncc Store a register into memory Load the 22 most significant bits of a register Bitwise logical AND Add Branch on overflow Call subroutine Jump and link (return from subroutine call) Branch if equal Bitwise logical OR Bitwise logical NOR bneg bcs Branch if negative Branch on carry srl Shift right (logical) bvs ba Branch always Memory Logic Arithmetic Control
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Chapter 6: Datapath and Control 6-6 Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring ARC Instruction Formats op3 (op=10) 010000 010001 010010 010110 100110 111000 addcc andcc orcc orncc srl jmpl 0001 0101 0110 0111 1000 cond be bcs bneg bvs ba branch 010 100 op2 branch sethi Inst. 00 01 10 11 op SETHI/Branch CALL Arithmetic Memory Format 000000 000100 ld st op3 (op=11) op CALL format disp30 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 01 SETHI Format imm22 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 rd disp22 0 cond 00 Branch Format op2 op2 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 rs1 1 op3 simm13 1 op3 1 Memory Formats 1 rd rd rs1 0 1 00000000 rs2 Arithmetic Formats 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 rs1 1 op3 simm13 1 op3 0 0 rd rd rs1 0 1 rs2 i PSR 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00 zvc n
Background image of page 6
Chapter 6: Datapath and Control 6-7 Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring ARC Datapath %r0 A bus B bus C bus F 1 F
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 8
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 06/13/2011 for the course CGS 3269 taught by Professor Staff during the Spring '08 term at University of Central Florida.

Page1 / 36

Ch06POCA - 6-1 Chapter 6: Datapath and Control Principles...

This preview shows document pages 1 - 8. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online