This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: set-dominant gated SR latch in which the condition S = R = 1 causes the latch to be set to 1. Design a set-dominant gated SR latch and show the circuit. EE 2730 — HW 1 solutions 2 3. Show how to build a D flip-flop using a T flip-flop and combinational logic. 4. Brown and Vranesic, Problem 7.13 - A universal shift register can shift in both the left-to-right and right-to-left directions, and it has parallel-load capability. Draw a circuit for such a shift register....
View Full Document
- Spring '08
- Gate, Logic gate, Flip-flop, set-dominant gated SR