HW5soln-2730-S11

HW5soln-2730-S11 - JK flip-flops. present flip-flop inputs...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
EE 2730 — HW 5 solutions 1 EE 2730 — Homework 5 solutions Spring 2011 1. Design a counter that counts in the repeating sequence 0, 1, 2, 4, 6. Let w be an input such that if w = 0, then the present count remains the same, and if w = 1, then the count advances to the next number in sequence. Use D flip-flops. State table: present state next state w = 0 w = 1 output A A B 0 B B C 1 C C D 2 D D E 4 E E A 6 State assignment: A = 000, B = 001, C = 010, D = 100, E = 110 State assigned table present state y 2 y 1 y 0 next state Y 2 Y 1 Y 0 output w = 0 w = 1 z 2 z 1 z 0 000 000 001 000 001 001 010 001 010 010 100 010 011 ddd ddd ddd 100 100 110 100 101 ddd ddd ddd 110 110 000 110 111 ddd ddd ddd Expression for next state variables (D inputs to flip-flops): ! ! = ! ! ! ! + ! ! ! + ! ! ! ! ! ! ! = ! ! ! + ! ! ! + ! ! ! ! ! ! ! = ! ! ! + ! ! ! ! ! ! ! The output of the circuit is simply the present state.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
EE 2730 — HW 5 solutions 2 2. Repeat Problem 1 using JK flip-flops. Use the same state table and state assignment. Instead of the state assigned table, we construct the excitation table displaying the values to be input to the J and K inputs of the three
Background image of page 2
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: JK flip-flops. present flip-flop inputs state w = 0 w = 1 output y 2 y 1 y Y 2 Y 1 Y J 2 K 2 J 1 K 1 J K 0 Y 2 Y 1 Y J 2 K 2 J 1 K 1 J K z 2 z 1 z 000 000 0d 0d 0d 001 0d 0d 1d 000 001 001 0d 0d d0 010 0d 1d d1 001 010 010 0d d0 0d 100 1d d1 0d 010 011 ddd dd dd dd ddd dd dd dd ddd 100 100 d0 0d 0d 110 d0 1d 0d 100 101 ddd dd dd dd ddd dd dd dd ddd 110 110 d0 d0 0d 000 d1 d1 0d 110 111 ddd dd dd dd ddd dd dd dd ddd Expressions for the J and K inputs: ! ! = ! ! ! ! ! = ! ! ! ! ! = ! ! ! + ! ! ! ! ! = ! ! ! = ! ! ! ! ! ! ! = ! The output of the circuit is simply the present state. 3. Modify the state diagram of the arbiter circuit (either Figure 8.72 or Figure 8.73) so that higher-priority requests can pre-empt lower priority grants. The state diagram below modifies Figure 8.72. As in the text, each state label includes only the outputs that are 1....
View Full Document

Page1 / 2

HW5soln-2730-S11 - JK flip-flops. present flip-flop inputs...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online