{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

02 D_flip-flops

02 D_flip-flops - source Brown and Vranesic(2008 4 Figure...

Info icon This preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
D flip-flops EE 2730 source: Brown and Vranesic (2008) 2 Figure 7.11. A positive-edge-triggered D flip-flop. D Clock P4 P3 P1 P2 5 6 1 2 3 (a) Circuit D Q Q (b) Graphical symbol Clock Q Q 4
Image of page 1

Info icon This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
source: Brown and Vranesic (2008) 3 D Clock Q a Q b D Q Q (b) Timing diagram D Q Q D Q Q D Clock Q a Q b Q c Q c Q b Q a (a) Circuit Clk Q c Figure 7.12. Comparison of level-sensitive and edge-triggered D storage elements.
Image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: source: Brown and Vranesic (2008) 4 Figure 7.13. Master-slave D flip-flop with Clear and Preset . Q Q D Clock (a) Circuit D Q Q Preset Clear (b) Graphical symbol Clear Preset source: Brown and Vranesic (2008) 5 Figure 7.14. Positive-edge-triggered D flip-flop with Clear and Preset . source: Brown and Vranesic (2008) 6 Figure 7.15. Timing for a flip-flop....
View Full Document

{[ snackBarMessage ]}