06 bus_structure_design

06 bus_structure_design - Bus Structure: Design Example EE...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
Bus Structure: Design Example EE 2730 source: Brown and Vranesic (2008) 2 Figure 7.60. A digital system with k registers.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
source: Brown and Vranesic (2008) 3 Figure 7.61. Details for connecting registers to a bus. source: Brown and Vranesic (2008) 4 Figure 7.62. A shift-register control circuit. .
Background image of page 2
source: Brown and Vranesic (2008) 5 Figure 7.63. A modified control circuit. source: Brown and Vranesic (2008) 6 module regn (R, Rin, Clock, Q); parameter n = 8; input [n-1:0] R; input Rin, Clock; output reg [n-1:0] Q; always @( posedge Clock) if (Rin) Q <= R; endmodule Figure 7.66. Code for an n -bit register of the type in Figure 7.61.
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
source: Brown and Vranesic (2008) 7 module trin (Y, E, F); parameter n = 8; input [n-1:0] Y; input E; output wire [n-1:0] F; assign F = E ? Y : 'bz; endmodule Figure 7.67. Code for an n -bit tri-state module. source: Brown and Vranesic (2008) 8 module shiftr (Resetn, w, Clock, Q); parameter m = 4; input Resetn, w, Clock; output reg [1:m] Q; integer k; always @( negedge
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 5

06 bus_structure_design - Bus Structure: Design Example EE...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online