ece290exam2sp10soln.pdf - ECE 290 Z. K albarczyk, S. V...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
ECE 290 University of Illinois Spring 2010 Z. Kalbarczyk, S. Vasudevan MIDTERM EXAM II Tuesday, April 20, 2010 7-8:30pm Closed Book. You are allowed one 8.5" x 11" sheet of hand written notes. No cell phones, calculators, head phones, etc. This exam contains 11 pages. Write your name/initials at the top of each page. Write your answers on these pages. Show all your work. If your work is not shown, you risk receiving no credit. Use backs of pages for scratch work if needed. Note: the back of the pages are NOT graded unless specifically labeled as part of the answer. The questions are not weighted equally. Budget your time accordingly. If you feel that a question is ambiguous, give your reasons and state your assumptions. Excess complexity is subject to penalty. PRINT NAME: SIGNATURE: Lecture: (Circle one) MW: Prof S. Vasudevan or 77?: Prof Z. Kalbarczyk Indicate your section: 1. (10%) ( ) ADB Joshua P. Juen 2. (15%) ( ) ADC Charles Spuckler 3. (15%) ( ) ADD Charles Spuckler 4. ( ) ADE Yitao Liu 5. (15%) ( ) ADF Michael Rogers 6. ( ) ADG Xichen Jiang 7. (20%) ( ) ADH Total 100% ( ) ADI Viraj Athavale
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ECE 290-Spring 2010 Page 2 Name: Problem 1 (10%) a) Design a synchronous counter for a digital watch that counts in minutes and seconds. You are given a 6-bit synchronous binary counter chip with synchronous Load and synchronous Count-Enable signals shown in the figure below. When both Load and Count-Enable are enabled, the counter only loads the data at the positive edge of the clock signal. In the watch application, the count goes from 1 to 60 and repeats (which is slightly different from a true modulo-60 counter that counts from 0 to 59 and repeats). Show the necessary connections and inputs in the figure, using as few gates as possible. Output Y should be 1 when the counter reaches 60. You need to specify values to all inputs of the counter. (Note: 60i 0 = 111100 2 ). b) CLK count "~L I _J \ Q o 1 CTR-6 > clock Inorl O5 count-enable Q4 D5 /",o Q3 D4 /-in Q2 D3 r\* UO Q1 D2 r\r\ * QO m DO ~"7=r~y-n T — J ^ } Y Interconnect the Second-Counter and the Minute-Counter shown below with the minimal logic such that for every 60 cycles in the Second-Counter, the Minute-Counter is incremented by 1. (You may assume that each of the following counters is built using the counter as specified in part (a).) You need to specify the values to all the inputs of the counters.
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 06/21/2011 for the course ECE 290 taught by Professor Staff during the Spring '08 term at University of Illinois, Urbana Champaign.

Page1 / 9

ece290exam2sp10soln.pdf - ECE 290 Z. K albarczyk, S. V...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online