{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

ece290HWK #10 Solution (Reg File, ALSU, Mealy to Moore, ASM)

# ece290HWK #10 Solution (Reg File, ALSU, Mealy to Moore,...

This preview shows pages 1–3. Sign up to view the full content.

HWK #10 Solution Problem 10.1: For this problem, there are two main ways to implement the register file. The first, shown below, is to use the EX input to mean that external data should be loaded, with the destination address DA specifying which register to store it to. The other option is to simply declare that either SA1 or SA2 (or both!) being 11 means that external data should be loaded. Here, we chose SA1 (source address 1) as the source address for register transfers. a. Again, we choose SA1 to be the source address for register transfers. b. Since technically tri-state buffers are one-bit components, we need to be able to handle 4 bits at once: We then use this circuit T in our final design: c. Mallard Intro to Computer Engineering I - HWK #10 Solution https://mallard2.math.illinois.edu/ECE290/material.cgi?SessionID=bly3_1110416_111633&type=default&title=HWK #10 Solution&bodya... 1 of 5 4/16/11 3:10 PM

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Problem 10.2: For this part, we can make a table of what we need our ain, bin, and c0 inputs into the FAs to be: S1S0 a* b* c0 00 a b 0 01 a b' 1 10 a' 0 1 11 a' b 1 We can get expressions for a*, b*, and c0 by inspection: a* = a S1, b* = b AND (S1 XNOR S0) OR b'S1'S0, and c0 = S1 OR S0. However, there is a trick to b* which makes it a little simpler.
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}