Graded Optional Exercises_ Adder Delays part a

Graded Optional Exercises_ Adder Delays part a - Mallard...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Mallard ECE 290: Computer Engineering I - Spring 2007 - Graded Optio. .. https://mallard.cites.uiuc.edu/ECE290/webgrade.cgi?SessionID=mding3. .. 1 of 3 2/4/2007 1:45 AM Graded Optional Exercises: Adder Delays You have submitted this Optional Exercises 5 times (including this time).
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Mallard ECE 290: Computer Engineering I - Spring 2007 - Graded Optio. .. https://mallard.cites.uiuc.edu/ECE290/webgrade.cgi?SessionID=mding3. .. 2 of 3 2/4/2007 1:45 AM These exercises are taken directly from the FA delay tutorial. They are provided to give you the opportunity to fill in the tables on your own. This will be good practice, because the webquiz will ask you to fill in these same tables but for different input values. Assume that the FA is implemented as shown in the figure below. Question #1 Assume that the FA circuit is stable prior to time 20 with inputs A=1, B=0, Cin=1. Then at time 20 the inputs change to A=1, B=1, Cin=0. Fill in the appropriate gate output values in the table below. Hints:
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 06/21/2011 for the course ECE 290 taught by Professor Staff during the Spring '08 term at University of Illinois, Urbana Champaign.

Page1 / 3

Graded Optional Exercises_ Adder Delays part a - Mallard...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online