{[ promptMessage ]}

Bookmark it

{[ promptMessage ]}

# hwk07_s07 - penalty if not stapled Name Section Score...

This preview shows pages 1–4. Sign up to view the full content.

Name: Section: Score: Homework Set 7 ©D. J. Brown & C. N. Hadjicostis Due Wednesday, March 7, 2007 at 3pm Problem 7.0 Do Week #7 Mallard quizzes due 3 pm Tuesday. Problem 7.1 Complete the timing diagram below, illustrating the behavior of an SR circuit, for different clocking: square4 positive-edge-triggered square4 negative-edge-triggered square4 master-slave square4 clocked latch (i.e., a latch with the simple clock/control input). In each case, assume the output Q is initially 0. Hint: Each of your waveforms should be (slightly) different. penalty if not stapled

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
Problem 7.2 An AB flip-flop is defined to operate as follows: AB=00 resets the flip-flop to 0, AB=11 sets the flip-flop to 1, and when AB = 01 or 10 the flip-flop stays in the same state. a. Use an AB flip-flop to build a JK flip-flop, using as few gates as possible. Specify appropriate boolean functions and draw the network . Show/explain how you derived your expressions . b. Repeat part (a) in order to build an AB flip-flop using a JK flip-flop.
Problem 7.3

This preview has intentionally blurred sections. Sign up to view the full version.

View Full Document
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

### Page1 / 5

hwk07_s07 - penalty if not stapled Name Section Score...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document
Ask a homework question - tutors are online