hwk07_s07 - penalty if not stapled Name: Section: Score:...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Name: Section: Score: Homework Set 7 Due Wednesday, March 7, 2007 at 3pm Problem 7.0 Do Week #7 Mallard quizzes due 3 pm Tuesday. Problem 7.1 Complete the timing diagram below, illustrating the behavior of an SR circuit, for different clocking: s positive-edge-triggered s negative-edge-triggered s master-slave s clocked latch (i.e., a latch with the simple clock/control input). In each case, assume the output Q is initially 0. Hint: Each of your waveforms should be (slightly) different. penalty if not stapled
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
An AB flip-flop is defined to operate as follows: AB=00 resets the flip-flop to 0, AB=11 sets the flip-flop to 1, and when AB = 01 or 10 the flip-flop stays in the same state. a. Use an AB flip-flop to build a JK flip-flop, using as few gates as possible. Specify appropriate boolean functions and draw the network . Show/explain how you derived your expressions . b. Repeat part (a) in order to build an AB flip-flop using a JK flip-flop.
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 06/21/2011 for the course ECE 290 taught by Professor Staff during the Spring '08 term at University of Illinois, Urbana Champaign.

Page1 / 5

hwk07_s07 - penalty if not stapled Name: Section: Score:...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online