Sequential Circuit Timing Parameters

Sequential Circuit Timing Parameters - Mallard ECE 290...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Mallard ECE 290: Computer Engineering I - Spring 2007 - Graded Web. .. https://mallard.cites.uiuc.edu/ECE290/webgrade.cgi?SessionID=mding3. .. 1 of 2 3/6/2007 3:02 AM Graded WebQuiz: Sequential Circuit Timing Parameters You have submitted this WebQuiz 1 time (including this time). You may submit this WebQuiz a total of 10 times and receive full credit. Some basic definitions: Flip-flop setup time: when a signal reaches a flip-flop input, this value must be held on the flip-flop input before the next positive clock edge. Flip-flop hold time: the minimum time during which the Sand R flip-flop inputs cannot change, after the application of the clock transition that causes the output to change. Flip-flop propagation time: the time between the triggering clock edge and the stabilization of the output to a new value. Consider the sequential circuit given in the figure below. The timing parameters are as follows:
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 2

Sequential Circuit Timing Parameters - Mallard ECE 290...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online