Memory Transfer - Mallard ECE 290: Computer Engineering I -...

Info iconThis preview shows pages 1–2. Sign up to view the full content.

View Full Document Right Arrow Icon
Mallard ECE 290: Computer Engineering I - Spring 2007 - Graded Web. .. https://mallard.cites.uiuc.edu/ECE290/webgrade.cgi?SessionID=mding3. .. 1 of 2 4/2/2007 8:39 PM Graded WebQuiz: Memory Transfer You have submitted this WebQuiz 2 times (including this time). You may submit this WebQuiz a total of 10 times and receive full credit. Question #1 The figure below illustrates the operation of a memory unit. The memory address comes from the address bus: the four registers A0, A1, A2, A3 are connected to this bus and a1a0 select which of these is to supply the memory address. The memory data comes from the bidirectional data bus, which is connected to four data registers D0, D1, D2, D3. For a memory Read operation (RW = 1), r1r0 select which data register is to receive the specified memory word. For a memory Write operation (RW = 0), w1w0 select which data register contains the data to be written to the specified memory location. For each of the following memory transfers, give the 7-bit coding for RW,a1,a0,w1,w0,r1,r0. For a don't
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 2
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 06/21/2011 for the course ECE 290 taught by Professor Staff during the Spring '08 term at University of Illinois, Urbana Champaign.

Page1 / 2

Memory Transfer - Mallard ECE 290: Computer Engineering I -...

This preview shows document pages 1 - 2. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online