HWK #13 Solution - Mallard ECE 290: Computer Engineering I...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Mallard ECE 290: Computer Engineering I - Spring 2007 - HWK #13 So. .. https://mallard.cites.uiuc.edu/ECE290/material.cgi?SessionID=mding3_. .. 1 of 7 4/29/2007 4:30 PM HWK #13 Solution ECE 290 Solutions for Homework #13 April 25, 2007 Problem 13.1. Simply run the output of SEXT(IR[8:0]) through a tri-state buffer to the main processor bus. Add a control signal named GateImm9 that enables the tri-state buffer. Then we can implement the microoperation R[IR[11:9]] <- SEXT(IR[8:0]) by loading R[IR[11:9]] from the processor bus by setting GateImm9 = 1, LD.REG = 1, and DRMUX to obtain DR from IR[11:9]. 1.
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Mallard ECE 290: Computer Engineering I - Spring 2007 - HWK #13 So. .. https://mallard.cites.uiuc.edu/ECE290/material.cgi?SessionID=mding3_. .. 2 of 7 4/29/2007 4:30 PM This modification is simple: it introduces only one new component, a tri-state buffer, and one new control signal. Enlarge the SR2MUX to accept SEXT(IR[8:0]) as an additional input, and augment the ALU with a PASS B function. This modification requires an additional control signal to select the SR2MUX input,
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 06/21/2011 for the course ECE 290 taught by Professor Staff during the Spring '08 term at University of Illinois, Urbana Champaign.

Page1 / 7

HWK #13 Solution - Mallard ECE 290: Computer Engineering I...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online