ECE 290_ LAB #2 - Mallard ECE 290 Computer Engineering I...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon
Mallard ECE 290: Computer Engineering I - Spring 2007 - ECE 290: L. .. .. 1 of 9 4/20/2007 3:57 AM ECE 290: LAB #2 (due Feb 5, 3 pm) Design of a Full-Adder 1 The Assignment Your assignment is to work through the following tutorial of Mentor Graphics' HDL Designer. This assignment is a short introduction to the HDL Designer software. If you do this lab over several sessions, be sure to save your work each time. Part 5 of this lab specifies which items must be printed and turned in for grading. 2 The Design - Full Adder Circuit For this lab, we don't expect you to be able to design the circuits or understand why they're useful. The point of this lab is only to get you familiar with the software you'll be using to enter and simulate circuits. The following is a brief description of what these circuits do. First, you'll be creating a 2-input XOR gate using NAND gates. Then, you'll create a full adder circuit using the XOR gate that you built as a component. The full-adder (FA) circuit will be explained more fully in class and revisited in Lab #3. the following is a truth table showing the behavior of a full-adder circuit. A B Cin S Cout 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 1 1 1 Basically, a FA adds two binary inputs A and B and a carry-in and produces the sum S and a carry-out. Consider the following ordinary binary addition of the two binary numbers 1001 and 0011: 0..1. .1 ...1 0 0 1 .+0 0 1 1 ...1 1 0 0 Each FA circuit is used to add the bits in a single position (column). For example, one FA would correspond to the position indicated in boldface print: the A and B values are 0 and 1, the carry into that position (Cin) is 1, and the outputs are S=0 and Cout=1. 3 Hints Before you start, read the tutorial first, then read these hints. They may not make much sense the first time you read them, but they're important, so refer back here first if you get stuck. If you have an object selected (text, a signal, a component, etc.) you can un-select it by hitting the ESC key or right-clicking on your mouse. The simulation trace of your full_adder circuit may not look exactly like the one in the tutorial. The overall shape of the
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Mallard ECE 290: Computer Engineering I - Spring 2007 - ECE 290: L. .. .. 2 of 9 4/20/2007 3:57 AM waveforms should be the same, but you may notice some short "glitches" or transient erroneous values occurring in your output waveforms at points on the trace where one or more inputs to the circuit are changing. We will examine the cause of these glitches in Lab #3. 4 Tutorial 4.1 Getting Started To start using HDL Designer, enter your ECE 290 work directory by typing ece290 in a terminal window in your EWS account. If you do not have an EWS account, please contact the head TA. Next, create a directory for lab 2 called `lab2' using the mkdir lab2 command and change to that directory. Type pwd . This will tell you which work directory your work account is in; it should be of
Background image of page 2
Image of page 3
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 06/21/2011 for the course ECE 290 taught by Professor Staff during the Spring '08 term at University of Illinois, Urbana Champaign.

Page1 / 9

ECE 290_ LAB #2 - Mallard ECE 290 Computer Engineering I...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online