ECE 290_ LAB #6 - ECE 290: LAB #6 (due April 9, 3 pm) ECE...

Info iconThis preview shows pages 1–3. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: ECE 290: LAB #6 (due April 9, 3 pm) ECE 290: LAB #6 (due April 9, 3 pm) ECE 290: LAB #6 (due April 9, 3 pm) ECE 290: LAB #6 (due April 9, 3 pm) CPU Design 1: ALSU CPU Design 1: ALSU CPU Design 1: ALSU CPU Design 1: ALSU 1 Introduction 1 Introduction 1 Introduction 1 Introduction The Central Processor Unit (CPU) is the "brain" of a computer. It fetches instructions from memory and executes them, and handles arithmetic, logic, and control operations. This first lab involves understanding the design of an ALSU (Arithmetic Logic Shift Unit), which performs a variety of arithmetic, logic, and shift operations. 2 Useful HDL Designer Features 2 Useful HDL Designer Features 2 Useful HDL Designer Features 2 Useful HDL Designer Features In this lab, you will be creating an ALSU, which is a fairly large circuit. You will use the design techniques that you have been using for Labs 3-5. In order to facilitate the design, here are some additional useful HDL Designer features. 2.1 Re 2.1 Re 2.1 Re 2.1 Re-using signals without wires using signals without wires using signals without wires using signals without wires While designing your ALSU, you will need to use signals in many different places in a single circuit. Normally, this is achieved by routing wires around your diagram to get the signals where they need to go. However, HDL Designer will recognize that wires with the same names are the same signal. This is done as follows: 1. When creating a wire (whether attaching it to a component or to a port), leave one end of the wire "dangling" by double-left-clicking on an open space on the schematic. HDL Designer will end the wire there, with an open red circle. 2. HDL Designer will give this wire an initial name. To change the name, double-click on the wire in order to open the wire's Object Properties window. Another way to open the Object Properties window is to select the open red circle at the end of the wire and then right-click on it, and choose "Object Properties" in the pop-up window. 3. In the Object Properties window, edit the "Name" field near the top to be the name of the signal that you want the wire to have. Figure 1 shows the Object Properties window. In this case, the wire was originally named "sig0", and has been changed to "s0" (a signal name that already exists on the schematic). Page 1 of 13 Mallard ECE 290: Computer Engineering I - Spring 2007 - ECE 290: LAB #6 (due April ... 4/20/2007 https://mallard.cites.uiuc.edu/ECE290/material.cgi?SessionID=mding3_1070420_040634... Figure 1: Re-naming a wire using the Object Properties Window Click on "OK" to accept the change. 4. After you click on "OK", a warning window should pop up, in case you didn't mean to change the signal to a name that already exists. An example of this window is shown in Figure 2 - this was the warning that appeared when "sig0" was re-named "s0". Since we do mean to re-use signal names here, just click on "OK"....
View Full Document

This note was uploaded on 06/21/2011 for the course ECE 290 taught by Professor Staff during the Spring '08 term at University of Illinois, Urbana Champaign.

Page1 / 13

ECE 290_ LAB #6 - ECE 290: LAB #6 (due April 9, 3 pm) ECE...

This preview shows document pages 1 - 3. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online