17a - 12-Apr-11-9:28 AM OC, PWM for 68HC12 EEL 4744 EEL...

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon
12-Apr-11—9:28 AM OC, PWM for 68HC12 1 University of Florida, EEL 4744 – File 17a © Drs. Schwartz, Arroyo EEL 4744 EEL 4744 Menu • Introduction to OCx Introduction to OCx • Output Compare >Output Compare: OC0 - OC7 –OM:OL >PWM example >OC7 Look into my . .. 1 University of Florida, EEL 4744 – File 17a © Drs. Schwartz & Arroyo >Forced Output Compares >Periodic Signal Generation Example See examples on web-site: OC2PWM.asm, OC2PWM_sim_debug.asm, OC7PWM.asm, OC5SigGn.asm EEL 4744 EEL 4744 68HC12 Timer Timer System Block Diagram: OC 2 University of Florida, EEL 4744 – File 17a © Drs. Schwartz & Arroyo System S&HE: Fig 10.1 OC
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
12-Apr-11—9:28 AM OC, PWM for 68HC12 2 University of Florida, EEL 4744 – File 17a © Drs. Schwartz, Arroyo EEL 4744 EEL 4744 68HC12 Timer Block Diagram: OC System 3 University of Florida, EEL 4744 – File 17a © Drs. Schwartz & Arroyo Tech: Fig 12-1 EEL 4744 EEL 4744 Main Timer System S&HE: Fig 10.3 4 University of Florida, EEL 4744 – File 17a © Drs. Schwartz & Arroyo
Background image of page 2
12-Apr-11—9:28 AM OC, PWM for 68HC12 3 University of Florida, EEL 4744 – File 17a © Drs. Schwartz, Arroyo EEL 4744 EEL 4744 TIOS: Timer Input Capture/Output Compare Select Register & DDRT • TIOS - Timer Input Capture/Output Compare Select Registe IOS7 IOS6 IOS5 IOS4 IOS3 IOS2 IOS1 IOS0 TIOS $0080 76543210 00000000 RESET Select Register >0 = IC; 1= OC DDRT Data Direction Register for Port T 5 University of Florida, EEL 4744 – File 17a © Drs. Schwartz & Arroyo DDRT7 DDRT6 DDRT5 DDRT4 DDRT3 DDRT2 DDRT1 DDRT0 DDRT $00AF RESET • DDRT - Data Direction Register for Port T >0 = Input; 1 = Output EEL 4744 EEL 4744 TCNT and TSCR Bit 15 - - - - - - Bit 8 TCNT High $0084 0 0 0 0 0 0 0 0 RESET Bit 7 - - - - - - Bit 0 TCNT Low $0085 RESET TEN TSWA TSBCK TFFCA TSCR $008 6 University of Florida, EEL 4744 – File 17a © Drs. Schwartz & Arroyo • TEN (Timer Enable) in TSCR: >0 = disable > 1 = enable TSWAI 0 0 0 0 $0086 RESET
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
12-Apr-11—9:28 AM OC, PWM for 68HC12 4 University of Florida, EEL 4744 – File 17a © Drs. Schwartz, Arroyo EEL 4744 EEL 4744 Output Compare Block Diagram (from OM,OL) • Block Diagram of Output Compare (from OM,OL) S&HE: Fig 10.3 OCx Interrupt Line Free-running Counter Comparator Action Control In TCTL1 or TCTL2 OMx OLx 7 University of Florida, EEL 4744 – File 17a © Drs. Schwartz & Arroyo OCx Interrupt Enable OCx Flag FF TCx Register Pin Tech: Tab 12.1 00 Disconnect 01 Toggle 10 Reset 11 Set EEL 4744 EEL 4744 Input Capture / Output Compare Registers • TCx - Timer Input Capture / Output Compare x 76543210 Bit 15 - - - - - - Bit 8 TC0 $0090 Bit 7 - - - - - -
Background image of page 4
Image of page 5
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 11

17a - 12-Apr-11-9:28 AM OC, PWM for 68HC12 EEL 4744 EEL...

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online