training1 - Institut fr Integrierte Systeme Integrated...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: Institut fr Integrierte Systeme Integrated Systems Laboratory VLSI II: Entwurf von hochintegrierten Schaltungen 227-0147-00 Dept. Informationstechnologie und Elektrotechnik 7.Semester Dr.H.Kaeslin, Dr.N.Felber, Prof.Dr.W.Fichtner Training 1: SoC Encounter for Designers I Beat Muheim Frank K. Grkaynak Ausgabe: 19. Oktober 2010 Betreute bungsstunden: 26. Oktober 2010, ETZ D96.1 Erinnerung: Mit der Bearbeitung dieser bung erklren Sie, dass Sie die Regeln fr die Verwendung von CAD-Software an der ETH Zrich kennen und beachten. Diese Regeln knnen Sie jederzeit nachlesen unter http://dz.ee.ethz.ch/regulations/index.en.html . 1 Overview We will now start with what is known as the back-end design. In this phase, we will convert a Verilog netlist, that contains your design, into a physical layout that can be manufactured. Unlike other exercises in the VLSI lectures, the back-end design flow requires you to learn how to use a commercial Electronic Design Automation (EDA) tool, in our case SoC-Encounter from Cadence Design Systems. These exercises are therefore called Trainings and will teach you the basics of SoC-Encounter so that you can use it for your semester projects. There will be three trainings: Training 1 Introduction to SoC-Encounter and back-end design phases. This training gives a brief overview by the aid of an already placed and routed design. Training 2 Floorplanning, placement, clock tree synthesis, routing and timing analysis with SoC-Encounter. Training 3 Tape-out preparation, performing Design Rule Check (DRC) and Layout Versus Schematic (LVS) on your final database. Students who plan to work on an ASIC semester project should visit all three trainings. Parts of the text that have a gray background, like the current paragraph, indicate steps required to complete the exercise. 2 Using SoC-Encounter First a warning: SoC-Encounter is a state-of-the-art EDA package used in the industry. It contains many features that we will not require (or we have not yet included in our design flow), dont be overwhelmed by them. To get familiar with SoC-Encounter let us take a look at a completed design first. Copy the files required for this exercise by using the following command: /home/vlsi2/t1/install_t1 This should create a directory named training_1 . Enter this directory and start cockpit: cd training_1 icdesign umcL180 & Start SoC-Encounter using cockpit. You will see an xterm and the SoC-Encounter GUI appear. The xterm contains the console for SoC- Encounter. While the GUI looks fancy, you will be using the console more than you think. Make sure 2 that it remains accessible and visible at all times 1 . The following picture shows the main SoC-Encounter window, with the most important functions highlighted 2 ....
View Full Document

Page1 / 12

training1 - Institut fr Integrierte Systeme Integrated...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online