This preview has intentionally blurred sections. Sign up to view the full version.View Full Document
Unformatted text preview: AND OR design NAND NOR design Code conversion Multiplexors PLA design tables CH3, Ass2 week 3 slides 3. Asynchronous sequential design: CH3, week 4 slides SR flipflop with NANDs, NORs, JK flip flop, master slave design 4. Synchronous design CH3, week 4 slides Storage register, shift register synchronous counter design 5. Register Transfer Language CH3, Week slides Simple transfers involving memory, MAR, MDR, IR, PC, some general purpose registers (A, B)...
View Full Document
- Winter '11
- Binary numeral system, Department of Computer Science, hexadecimal Binary codes, Multiplexors PLA design, Synchronous design CH3