SOEN228-10w3-1 - programmable ORs Programmable Array Logic...

Info iconThis preview shows pages 1–40. Sign up to view the full content.

View Full Document Right Arrow Icon
SOEN228 Week 3.1 NAND, NOR, PLA
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Logic Design NAND and NOR gate symbols
Background image of page 2
Dual symbols
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Equivalence to inverter, and
Background image of page 4
OR function
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
NOR equivalences
Background image of page 6
AND with NORs
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Design using NANDs
Background image of page 8
Design using NANDs
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
g = (a’+b’+c)(a’+e)d’f
Background image of page 10
Same with NORs
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Half Adder
Background image of page 12
Full Adder
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Full Adder
Background image of page 14
K-maps
Background image of page 15

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Full adder with half adders
Background image of page 16
Full adder circuit
Background image of page 17

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Code converter
Background image of page 18
K maps of the code converter
Background image of page 19

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
NAND realization of the code  converter
Background image of page 20
Standard Circuits: Multiplexer
Background image of page 21

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Demultiplexor
Background image of page 22
Encoder   Binary Decimal
Background image of page 23

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Programmable Logic Devices 2 types presented here: Programmable Logic Array (PLA) Sum of products – programmable ANDs, 
Background image of page 24
Background image of page 25

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 26
Background image of page 27

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 28
Background image of page 29

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Background image of page 30
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: programmable ORs Programmable Array Logic (PAL) Sum of Products programmable ANDs, fixed ORs PLD: Programmable Logic Device PLD detail Notation Notations for PLD AND Notations for PLD OR Recall the Truth table: Cyclic to BCD Cyclic to 8421 (BCD) PLA Tabular representation Cyclic to BCD Full Circuit Example: Cyclic to 8421(BCD) Truth Table: BCD to 7 Segment Another PLA example BCD-7 segment K-maps BCD-7 segment K-maps Equations BCD -7 segment PAL:Programmable Array logic...
View Full Document

Page1 / 40

SOEN228-10w3-1 - programmable ORs Programmable Array Logic...

This preview shows document pages 1 - 40. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online