EEL4712_midterm1_sp11

EEL4712_midterm1_sp11 - EEL 4712 Midterm 1 Spring 2011...

Info iconThis preview shows pages 1–4. Sign up to view the full content.

View Full Document Right Arrow Icon
EEL 4712 Name: Midterm 1 – Spring 2011 VERSION 1 UFID: COVER SHEET: Problem#: Points 1 (5 points) 2 (5 points) 3 (12 points) 4 (12 points) 5 (16 points) 6 (16 points) 7 (16 points) 8 (15 points) 9 (3 points) 3 IMPORTANT: • Please be neat and write (or draw) carefully. If we cannot read it with a reasonable effort, it is assumed wrong. As always, the best answer gets the most points. Total: Regrade Info:
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
ENTITY _entity_name IS PORT(__input_name, __input_name : IN STD_LOGIC; __input_vector_name : IN STD_LOGIC_VECTOR(__high downto __low); __bidir_name, __bidir_name : INOUT STD_LOGIC; __output_name, __output_name : OUT STD_LOGIC); END __entity_name; ARCHITECTURE a OF __entity_name IS SIGNAL __signal_name : STD_LOGIC; BEGIN -- Process Statement -- Concurrent Signal Assignment -- Conditional Signal Assignment -- Selected Signal Assignment -- Component Instantiation Statement END a; __instance_name: __component_name PORT MAP (__component_port => __connect_port, __component_port => __connect_port); WITH __expression SELECT __signal <= __expression WHEN __constant_value, __expression WHEN __constant_value, __expression WHEN __constant_value, __expression WHEN __constant_value; __signal <= __expression WHEN __boolean_expression ELSE __expression WHEN __boolean_expression ELSE __expression; IF __expression THEN __statement; __statement; ELSIF __expression THEN __statement; __statement; ELSE __statement; __statement; END IF; CASE __expression IS WHEN __constant_value => __statement; __statement; WHEN __constant_value => __statement; __statement; WHEN OTHERS => __statement; __statement; END CASE ; <generate_label>: FOR <loop_id> IN <range> GENERATE -- Concurrent Statement(s) END GENERATE; type array_type is array(__upperbound downto __lowerbound);
Background image of page 2
1) (5 points) Given the following ALU entity: library ieee; use ieee.std_logic_1164.all; entity ALU is generic ( WIDTH : positive := 16); port ( input1, input2 : in std_logic_vector(WIDTH-1 downto 0);
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 4
This is the end of the preview. Sign up to access the rest of the document.

Page1 / 10

EEL4712_midterm1_sp11 - EEL 4712 Midterm 1 Spring 2011...

This preview shows document pages 1 - 4. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online