Lecture 5

Lecture 5 - ECE52 Spring 11 Lecture 5 1/24/11 HW2 Due today...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
1 ECE52 Spring 11 Lecture 5 1/24/11 HW2 Due today HW3 Due Friday Lab 1 Prelabs – before lab (duh)
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
2 CAD You can tell already there are a lot of details to get right in digital design Perfect opportunity for design automation via Computer-Aided Design tools, or CAD
Background image of page 2
3 CAD: Schematic Capture One way to use CAD is to automate the hand-drawn way of designing circuits – lay out AND/OR/XNOR gates, etc. on a graphics screen, the system can compute the truth table, timing diagrams, compare against desired behavior, find errors, etc. automatically! We will initially use Quartus II this way
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
4 Homework 2 – how do I know it’s minimal??? A “hard” problem – literally – NP complete: Karnaugh Maps in Chapter 4 will give us a manual method for functions of a few variables (up to 4 easily) Quine-McCluskey algorithm will give us a mechanical way to handle large number of variables CAD! Will return to problem 2.25 x 1 ’(x 3 ’x 4 ’+x 4 x 5 )= x 1 ’(x 3 ’x 4 ’+x 4 x 5 +x 3 ’x 5 ) reverse consensus
Background image of page 4
5 CAD: VHDL HDL is used to describe the function of hardware in a precise way VHDL: VHSIC Hardware Description Language Initially for creating formal specifications (former Duke faculty member Allen Dewey helped create VHDL) Later used for synthesis! The description IS the design
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
6 CAD uses We use CAD at various levels of detail in the design process (CAD = EDA: Electronic Design Automation) 2 ways to enter circuit schematic capture HDL (VHDL, Verilog)
Background image of page 6
7
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
8 Surprise on compiling…
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 07/05/2011 for the course ECE 52 taught by Professor Dr.jonathanboard during the Spring '11 term at Duke.

Page1 / 20

Lecture 5 - ECE52 Spring 11 Lecture 5 1/24/11 HW2 Due today...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online