ch13(1)

ch13(1) - Chapter 13: I/O Systems Silberschatz, Galvin and...

Info iconThis preview shows pages 1–14. Sign up to view the full content.

View Full Document Right Arrow Icon
Silberschatz, Galvin and Gagne ©2009 Chapter 13: I/O Systems
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
13.2 Silberschatz, Galvin and Gagne ©2009 Chapter 13: I/O Systems I/O Hardware Application I/O Interface Kernel I/O Subsystem Transforming I/O Requests to Hardware Operations Streams Performance
Background image of page 2
13.3 Silberschatz, Galvin and Gagne ©2009 Objectives Explore the structure of an operating system’s I/O subsystem Discuss the principles of I/O hardware and its complexity Provide details of the performance aspects of I/O hardware and software
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
13.4 Silberschatz, Galvin and Gagne ©2009 I/O Hardware Incredible variety of I/O devices Common concepts Port Bus ( daisy chain or shared direct access) Controller ( host adapter ) I/O instructions control devices Devices have addresses, used by Direct I/O instructions Memory-mapped I/O
Background image of page 4
13.5 Silberschatz, Galvin and Gagne ©2009 A Typical PC Bus Structure
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
13.6 Silberschatz, Galvin and Gagne ©2009 Device I/O Port Locations on PCs (partial)
Background image of page 6
13.7 Silberschatz, Galvin and Gagne ©2009 Polling Determines state of device command-ready busy Error Busy-wait cycle to wait for I/O from device
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
13.8 Silberschatz, Galvin and Gagne ©2009 Interrupts CPU Interrupt-request line triggered by I/O device Interrupt handler receives interrupts Maskable to ignore or delay some interrupts Interrupt vector to dispatch interrupt to correct handler Based on priority Some nonmaskable Interrupt mechanism also used for exceptions
Background image of page 8
13.9 Silberschatz, Galvin and Gagne ©2009 Interrupt-Driven I/O Cycle
Background image of page 9

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
13.10 Silberschatz, Galvin and Gagne ©2009 Intel Pentium Processor Event-Vector Table
Background image of page 10
13.11 Silberschatz, Galvin and Gagne ©2009 Direct Memory Access Used to avoid programmed I/O for large data movement Requires DMA controller Bypasses CPU to transfer data directly between I/O device and memory
Background image of page 11

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
13.12 Silberschatz, Galvin and Gagne ©2009 Six Step Process to Perform DMA Transfer
Background image of page 12
13.13
Background image of page 13

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
Image of page 14
This is the end of the preview. Sign up to access the rest of the document.

This note was uploaded on 07/13/2011 for the course COP 4610 taught by Professor Staff during the Summer '08 term at FAU.

Page1 / 38

ch13(1) - Chapter 13: I/O Systems Silberschatz, Galvin and...

This preview shows document pages 1 - 14. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online