ee120a Lecture 17 - Datapath Components - Multipliers, ALU, Register Files (Slides 2x1 bw)

Ee120a Lecture 17 - Datapath Components - Multipliers, ALU, Register Files (Slides 2x1 bw)

Info iconThis preview shows pages 1–5. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: 1 Lecture 17 Datapath Components Multipliers, ALU, Register Files Instructor: Roman Chomko EE120A Logic Design, 10U Electrical Engineering University of California - Riverside Logic Design Datapath Components: Multipliers, ALU, Register Files EE120A Lecture 17 Lecture 17 Datapath Components Multipliers, ALU, Register Files Instructor: Roman Chomko EE120A Logic Design, 10U Electrical Engineering University of California - Riverside Multiplier Array Style We can build a multiplier that mimics multiplication by hand s Notice that multiplying multiplicand by 1 is same as ANDing with 1 2 Lecture 17 Datapath Components Multipliers, ALU, Register Files Instructor: Roman Chomko EE120A Logic Design, 10U Electrical Engineering University of California - Riverside Multiplier Array Style Generalized representation of multiplication by hand Note: before adding each shifted multiplicand and k-bit partial product, we change them to k+1 significant bits. Each resulting sum has k+1 bits; any carry out of the MSB of the k+1 bit sum is ignored. Lecture 17 Datapath Components Multipliers, ALU, Register Files Instructor: Roman Chomko EE120A Logic Design, 10U Electrical Engineering University of California - Riverside Binary Multiplication Observe, muliplication of binary numbers is equivalent to bitwise AND operation in partial product calculation 3 Lecture 17 Datapath Components Multipliers, ALU, Register Files Instructor: Roman Chomko EE120A Logic Design, 10U Electrical Engineering University of California - Riverside Multiplier Implementation Method 1 Sequential Sequential multipliers use a single adder and a register to accumulate the partial products. Lecture 17 Datapath Components Multipliers, ALU, Register Files Instructor: Roman Chomko EE120A Logic Design, 10U Electrical Engineering University of California - Riverside Multiplier Method 2: Array Style (combinational ) (1/2) 4 Lecture 17 Datapath Components Multipliers, ALU, Register Files Instructor: Roman Chomko EE120A Logic Design, 10U Electrical Engineering University of California - Riverside...
View Full Document

This note was uploaded on 07/13/2011 for the course EE 120a taught by Professor Roman during the Spring '11 term at Cornell University (Engineering School).

Page1 / 9

Ee120a Lecture 17 - Datapath Components - Multipliers, ALU, Register Files (Slides 2x1 bw)

This preview shows document pages 1 - 5. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online