lec05 - LECTURE - 05 DLX DLX pronounced “D eluxe” Has...

Info iconThis preview shows pages 1–6. Sign up to view the full content.

View Full Document Right Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full DocumentRight Arrow Icon
This is the end of the preview. Sign up to access the rest of the document.

Unformatted text preview: LECTURE - 05 DLX DLX pronounced “D eluxe” Has the features of many recent experimental and commercial machines [ AMD 29K, DECstation 3100, HP 850, IBM 801, Intel i860, MIPS M/120A, MIPS M/1000, Motorola 88K, RISC I, SGI 4D/60, SPARCstation-1, Sun-4/110, Sun-4/260 ] /13 = 560 = DLX (Roman) Good architectural features (e.g. simplicity), easy to understand DLX Architecture: Registers and Data Types Has 32 32-bit GPRs: R0...R31 Also, FP registers 32 single precision: F0...F31 Or, 16 double precision: F0, F2, ... F30 Value of R0 is always ZERO! Data types: Integer: bytes, half-words, words FP: single/double precision DLX Memory Addressing Uses 32-bit, big-endian mode Addressing modes: Only immediate and displacement, with 16-bit fields Register deferred? Place zero in displacement field Absolute Use R0 for the register DLX Instruction Format Opcode (6) RS1 (5) RD (5) Immediate (16) I-type instruction: loads, stores, all immediates, conditional branch, jump register, jump and link register...
View Full Document

Page1 / 13

lec05 - LECTURE - 05 DLX DLX pronounced “D eluxe” Has...

This preview shows document pages 1 - 6. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online