2-Computer Evolution and Performance

2-Computer Evolution and Performance - Computer...

Info iconThis preview shows pages 1–9. Sign up to view the full content.

View Full Document Right Arrow Icon
Computer Organization and Architecture Topic: Computer Evolution and Performance Computer Organization and Architecture Topic: Computer Evolution and Performance
Background image of page 1

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Tathagata Bhattacharjee ENIAC ENIAC - - background background ¾ Electronic Numerical Integrator And Computer ¾ Eckert and Mauchly ¾ University of Pennsylvania ¾ Trajectory tables for weapons ¾ Started 1943 ¾ Finished 1946 Too late for war effort ¾ Used until 1955
Background image of page 2
Tathagata Bhattacharjee ENIAC ENIAC - - details details ¾ Decimal (not binary) ¾ 20 accumulators of 10 digits each ¾ 10 vacuum tubes represent one digit ¾ At single point in time only one vacuum tube could be on representing one digit ¾ Programmed manually by switches ¾ 18,000 vacuum tubes ¾ 30 tons ¾ 15,000 square feet ¾ 140 kW power consumption ¾ 5,000 additions per second
Background image of page 3

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Tathagata Bhattacharjee von Neumann von Neumann ¾ Stored Program concept ¾ Main memory storing programs and data ¾ ALU operating on binary data ¾ Control unit interpreting instructions from memory and executing ¾ Input and output equipment operated by control unit ¾ Princeton Institute for Advanced Studies IAS ¾ Completed 1952
Background image of page 4
Tathagata Bhattacharjee Structure of von Structure of von Nuemann Nuemann machine machine Arithmetic and Logic Unit Input Output Equipment Main Memory Program Control Unit
Background image of page 5

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Tathagata Bhattacharjee IAS IAS - - details details ¾ 1000 x 40 bit words Binary number 2 x 20 bit instructions ¾ Set of registers (storage in CPU) Memory Buffer Register Memory Address Register Instruction Register Instruction Buffer Register Program Counter Accumulator Multiplier Quotient
Background image of page 6
Tathagata Bhattacharjee Accumulator:- A register that has a built - in adder that adds an input number to the contents of the accumulator
Background image of page 7

Info iconThis preview has intentionally blurred sections. Sign up to view the full version.

View Full Document Right Arrow Icon
Tathagata Bhattacharjee Structure of IAS Structure of IAS - - detail detail Central Processing Unit Main Memory Arithmetic and Logic Unit Program Control Unit MBR MQ Accumulator MAR Control Circuits IBR IR PC Instructions Input Output Equipment Address
Background image of page 8
Image of page 9
This is the end of the preview. Sign up to access the rest of the document.

{[ snackBarMessage ]}

Page1 / 33

2-Computer Evolution and Performance - Computer...

This preview shows document pages 1 - 9. Sign up to view the full document.

View Full Document Right Arrow Icon
Ask a homework question - tutors are online